WR0332

High PSRR, High speed, CMOS LDO

General Descriptions 1.

The WR0332 is a high accuracy, low noise, high speed, low dropout, CMOS Linear regulator with high PSRR. The WR0332 can source 300 mA of output current with an input voltage range of 2.0 V to 5.5 V and an output range of 1.0 V to 3.3 V, making the device can be used for a wide variety of applications. Low-dropout voltage and low quiescent current make this series of devices ideal for a wide selection of battery-operated handheld equipment. The WR0332 has the foldback maximum output current which depends on the output voltage. So the current limit functions both as a short circuit protection and as an output current limiter. All device versions have thermal shutdown and current limit for safety.

The devices offer a new level of cost-effective performance in cellular phones, laptop and notebook computers, and other portable devices.

The WR0332 regulators are available in standard SOT23-3 package, SOT23-5 package and DFN1x1-4 Package. Standard products are Pbfree and Halogen-free.


2. **Features**

- PSRR: 70dB@1KHz
- Output Current: 300mA
- Input Voltage: 2.0V~5.5V
- Output Voltage: 1.0V~3.3V
- Dropout Voltage: 220mV @ Iout = 300mA
- Quiescent Current: 60µA (Typical)
- Shut-down Current: < 1µA
- Recommend Capacitor: 1µF
- Operating Temperature: -40~+125°C

3. **Applications**

- MP3/MP4 Players
- Cellphones, radiophone, digital cameras
- Bluetooth, wireless handsets
- Others portable electronic device


Typical Application 4.



<u>WAY ON</u>

High PSRR, High speed, CMOS LDO

5. Pin Configuration



(Top View)

SOT23-3

SOT23-5

DFN-4

6. Pin Description

PIN NUMBER			I/O		
SOT23-3	SOT23-5	DFN-4		1/0	PIN FUNCTIONS
3	1	4	IN	I	Input voltage supply. Bypass with a typical 1μ F capacitor to GND. Place the input capacitor as close to the IN and GND pins of the device as possible.
1	2	2	GND	-	Common ground.
-	3	3	EN	I	Enable input. Active High. EN includes a small pull-up current source, nominally 0.1μ A.
-	4	-	NC	-	NC.
2	5	1	OUT	Ο	Regulated output voltage. A low equivalent series resistance (ESR) capacitor, typically 1 μ F, is required from OUT to ground for stability. Place the output capacitor as close to the OUT and GND pins of the device as possible. An internal 150- Ω (typical) pull-down resistor prevents a charge from remaining on VOUT when the regulator shutdowns.
-	-	-	EPAD	-	Exposed pad .It should be connected directly to the GND pin as short as possible or leave floating. Connect the EPAD to a large- area ground plane for best thermal performance. Do not connect to any potential other than GND.

<u>WAY IN</u>

WR0332

High PSRR, High speed, CMOS LDO

7. Absolute Maximum Ratings^[1]

PARAMETE		RATING	UNIT	
Input voltage ra				
	•	-0.3 to 6.0	-	
EN Input voltage		-0.3 to 6.0	V	
Output voltage		-0.3 to 6.0		
Maximum output	current	450 ^[2]	mA	
Dower Dissinction	SOT23-3	681		
Power Dissipation P _{D(MAX)} @T _A = 25°C	SOT23-5	1046	mW	
PD(MAX)@TA = 25 C	DFN-4	664		
	SOT23-3	183.3		
Thermal resistance ^{[2] [4]}	SOT23-5	119.4		
R _{eja}	DFN-4	188.1		
	SOT23-3	148.1		
Thermal resistance ^{[2] [3]}	SOT23-5	89.09		
R _{ejb}	DFN-4	154.8	°C AA/	
	SOT23-3	119.2	°C/W	
Top Thermal resistance ^{[2] [3]} R _{θJC}	SOT23-5	48.9		
	DFN-4	121.4		
	SOT23-3	31.75		
Bottom Thermal resistance ^{[2] [3]} R _{θJC}	SOT23-5	26.36		
I NOJC	DFN-4	46.54		
Junction Tempe	rature	150		
Lead Temperature	e Range	260	°C	
Storage Temperatu	re Range	-55 to 150		
ESD Susceptibility	НВМ	±8000	V	

NOTE1: Greater than these given values, the device will be damaged.

NOTE2: Measured on 2cm x 2cm 2-layer FR4 PCB board, 1 oz copper, no via holes on GND copper.

NOTE3: Measured according to JEDEC board specification. Detailed description of the board can be found in JESD51-7.

NOTE4: Power dissipation is calculate by $P_{D(MAX)} = (T_J - T_A) / R_{\theta JA}$.

8. Recommended Operating Conditions

PARAMETER	RATING	UNIT
Input voltage range	2.0 to 5.5	
EN Input voltage range	1.2 to 5.5	V
Nominal output voltage range	1.0 to 3.3	
Output current	0 to 300	mA
Input capacitor	1	_
Output capacitor	1	μF
Operating temperature range	-40 to 125	°C

WR0332

<u>Electrica</u>	<u>I Characteristics (VIN=VOUT(NO</u>		C, unless ot	R, High s	l)	
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{OUT} ≤1.5V, V _{IN} =2.7V, I _{OUT} =1mA, Full	0.97 V _{оит}	V _{OUT}	1.03 V _{оит}	N/
V _{OUT}	Output Voltage Range	V _{OUT} >1.5V, I _{OUT} =1mA, Full 0.98 V _{OUT} V _{OUT}		Vout	1.02 V _{оит}	V
		V _{OUT} =3.3V, I _{OUT} =300mA, Full		220	330	
		V _{OUT} =3.0V, I _{OUT} =300mA, Full		240	360	
		V _{OUT} =2.8V, I _{OUT} =300mA, Full		250	375	
V_{DO}	Dropout Voltage ¹	V _{OUT} =2.5V, I _{OUT} =300mA, Full		280	420	mV
		V _{OUT} =2.2V, I _{OUT} =300mA, Full		310	465	
		V _{OUT} =1.8V, I _{OUT} =300mA, Full		400	600	
ILIM	Output current limit	V _{EN} =V _{IN} , Full		500		mA
I _{OUT}	Maximum output current in the accuracy range	V _{EN} =V _{IN} , Full	300			mA
I _{SHORT}	Short Current	V _{EN} =V _{IN} , V _{OUT} Short to GND, Full		150		mA
LNR	Line Regulation	V _{OUT} =3.3V, V _{IN} =4.3~5.5V, I _{OUT} =1mA, Full		0.05	0.1	%/V
LDR	Load Regulation	Vout=3.3V, Iout=1~300mA, Full		15		mV
lq	Quiescent Current	Vout=3.3V,Iout=0mA ,T _A =25℃		60	80	μA
ISHDN	Shut-down Current	V _{EN} = 0V, Full		0.1	1.0	μA
	Power Supply Ripple	V _{IN} =(V _{OUT} +1V) _{DC} +0.5V _{P-P} f=1kHz, I _{OUT} =10mA, @V _{OUT} =3.3V ,T _A =25℃		70		
PSRR	Rejection	V _{IN} =(V _{OUT} +1V) _{DC} +0.5V _{P-P} f=10kHz, I _{OUT} =10mA, @V _{OUT} =3.3V ,T _A =25℃		55		dB
V _{NO}	Output noise voltage	BW = 10 Hz to 100 kHz, V _{OUT} = 3.3 V, I _{OUT} = 10 mA, C _{OUT} =1μF,T _A =25℃		140		μV _{RMS}
V _{ENH}	EN high voltage (enabled)	V _{IN} =5.5V, I _{OUT} =1mA, Full	1.2			V
V _{ENL}	EN low voltage (disabled)	V _{IN} =5.5V, I _{OUT} =1mA, Full			0.4	V
T _{SD}	Thermal shutdown threshold			165		°C
ΔT_{SD}	Thermal shutdown hysteresis			30		°C
R _{DIS}	Output Discharge resistance	V _{IN} =4.0V, V _{EN} =0V,T _A =25℃		150		Ω

High PSRR. High speed, CMOS LDO


Note1: The dropout voltage is defined as $(V_{IN}-V_{OUT})$ when V_{OUT} is $V_{OUT(NOM)}*98\%$.

Note2: Maximum output current is affected by the PCB layout, size of metal trace, the thermal conduction path between metal layers, ambient temperature and the other environment factors of system. Attention should be paid to the dropout voltage when V_{IN} < V_{OUT} + V_{DROP} . **Note3:** The Load regulation is measured using pulse techniques with duty cycle < 5%.

WAYØN

WR0332

High PSRR, High speed, CMOS LDO **10. Typical Performance Characteristics** (T_A= -40 to 125°C, V_{IN}=V_{OUT}+1V, C_{IN}=C_{OUT}=1µF, unless otherwise noted)




W02040004 - Rev2.1

www.way-on.com

WR0332


High PSRR, High speed, CMOS LDO Typical Performance Characteristics (T_A= -40 to 125°C, V_{IN}=V_{OUT}+1V, C_{IN}=C_{OUT}=1µF, unless otherwise noted)



W02040004 - Rev2.1

WR0332

High PSRR, High speed, CMOS LDO Typical Performance Characteristics (TA= -40 to 125°C, VIN=Vout+1V, CIN=Cout=1µF, unless otherwise noted)




W02040004 - Rev2.1

www.way-on.com

WR0332

High PSRR, High speed, CMOS LDO Typical Performance Characteristics (TA= -40 to 125°C, VIN=VOUT+1V, CIN=COUT=1µF, unless otherwise noted)




W02040004 - Rev2.1

WAYØN

WR0332


High PSRR, High speed, CMOS LDO Typical Performance Characteristics (TA= -40 to 125°C, VIN=VOUT+1V, CIN=COUT=1µF, unless otherwise noted)



W02040004 - Rev2.1

WR0332

High PSRR, High speed, CMOS LDO Typical Performance Characteristics (TA= -40 to 125°C, VIN=VOUT+1V, CIN=COUT=1µF, unless otherwise noted)




Note: The curves for temperatures of -40°C, 0°C, 25°C in figures 33 to 36 overlap each other.

WR0332


High PSRR, High speed, CMOS LDO

Typical Performance Characteristics (T_A= -40 to 125°C, V_{IN}=V_{OUT}+1V, C_{IN}=C_{OUT}=1µF, unless otherwise noted)



WR0332


High PSRR, High speed, CMOS LDO Typical Performance Characteristics (TA= -40 to 125°C, VIN=VOUT+1V, CIN=COUT=1µF, unless otherwise noted)



WAYØN

WR0332


High PSRR, High speed, CMOS LDO Typical Performance Characteristics (TA= -40 to 125°C, VIN=VOUT+1V, CIN=COUT=1µF, unless otherwise noted)



W02040004 - Rev2.1

WR0332

High PSRR, High speed, CMOS LDO Typical Performance Characteristics (TA= 25°C, VIN=VOUT+1V, CIN=COUT=1µF, unless otherwise noted)



W02040004 - Rev2.1


www.way-on.com

11. Function Description

11.1 Overview

The WR0332 is high performance high PSRR regulator capable of supplying 300 mA and providing wide output voltage range. The device also offers low quiescent current, low-dropout voltage and very small packages suitable for space constrains application. The WR0332 is designed to be used in a variety of applications.

11.2 Block Diagram



11.3 Feature Description

11.3.1 Output Voltage Accuracy

The WR0332 has an output voltage accuracy of 2%. Output voltage accuracy is defined as the maximum and minimum error in output voltage. This includes the errors introduced by internal reference, load regulation and line regulation differences over the full range of rated load and line operating conditions, taking into account differences between manufacturing lots.

11.3.2 Enable (EN)

The WR0332 enable pin contains a small pull-up current source, typically 0.1μ A. When the input voltage of the enable pin is higher than the high enable voltage threshold, the device outputs normally. When the input voltage of the enable pin is lower than the low input voltage threshold of the EN pin, the device outputs shutdown. If you do not need to control the output voltage independently, connect the enable pin to the input of the device.

11.3.3 Dropout Voltage (VDO)

WR0332 is a low dropout voltage LDO that can achieve nominal output voltage at lower input voltages. Dropout voltage is defined as the V_{IN} - V_{OUT} at the rated maximum output current. When the input voltage is below the nominal output voltage, the output voltage varies with the input voltage. For CMOS regulators, the dropout voltage is determined by the R_{DS} (ON) of the pass-FET. The R_{DS} (ON) is calculated as follows:

Rds (ON)=Vdo/Irated

WR0332

11.3.4 Power Supply Rejection Ratio(PSRR)

High PSRR, High speed, CMOS LDO

WR0332

PSRR, which stands for Power Supply Rejection Ratio, represents the ratio of the two voltage gains obtained when the input and output power supplies are considered as two independent sources.

The basic calculation formula is

PSRR = 20log(Ripple(in) / Ripple(out))

The units are in decibels (dB) and the logarithmic ratio is used.

The above equation shows that the output signal is influenced by the power supply in general, in addition to the circuit itself. PSRR is a quantity used to describe how the output signal is affected by the power supply; the larger the PSRR, the less the output signal is affected by the power supply.

As the level of integration continues to increase, the magnitude of supply current required is also increasing. End users want to extend battery life, i.e. they need very efficient DC/DC conversion processes, using more efficient switching regulators. However, switching regulators generate more ripple in the power line than linear regulators.

The PSRR shows the ability of the LDO to suppress input voltage noise. For a clean, noise-free DC output voltage, use an LDO with a high PSRR.

Noise coupling from the input voltage to the internal reference voltage is the main cause of PSRR performance degradation. Using noise reduction capacitors at the input can effectively filter out noise and improve PSRR performance at low frequencies. The LDO can be used not only to regulate the voltage but also to provide an exceptionally clean DC supply for noise sensitive components.

The WR0332 is a high PSRR LDO that can be used not only for voltage regulation but also for noise cancellation in the power supply.

11.3.5 Noise

LDO noise can be divided into two main categories: internal noise and external noise. Internal noise is the noise generated inside the electronics; external noise is the noise transmitted from outside the circuit to the circuit. The error amplifier determines the PSRR of the LDO and therefore its ability to suppress external noise at the input; internal noise is always present at the output of the LDO.

In practice, minimising noise from the power supply is critical to system performance. In test and measurement systems, small fluctuations in power supply noise can alter the instantaneous measurement accuracy.


The WR0332 has a low noise reference, high PSRR to ensure that output noise is reduced during normal operation.

WR0332

11.3.6 Output Soft-Start

High PSRR, High speed, CMOS LDO

Soft-start is the ramping characteristic of the output voltage during the LDO turn-on period after EN and UVLO have exceeded the threshold, preventing the damage caused by output voltage overshoot to the subordinate circuits and enabling effective protection of the secondary circuits. The soft-start ramp can be programmed using a noise reduction capacitor ($C_{NR/SS}$). A larger value of noise reduction capacitor will reduce noise, but will also result in a slower output turn-on ramp. Higher currents allow a reasonable start-up time to be maintained with a larger noise reduction capacitor.



Soft-Start Circuit

11.3.7 Foldback Current Limit (I_{CL})

In LDO circuits, if an output short circuit or excessive load current occurs, the device may be burned out. Especially in the case of a short circuit, not only is there too much current flowing through the regulator, but the voltage across the source drain of the regulator is also at its maximum, which is likely to burn out the regulator and make the device inoperable. The current limiting circuit used in LDO is a constant current limiting circuit, where the maximum load current that the LDO can supply is limited to a set constant I_{MAX} , and when an overload or short circuit occurs, the output current will be maintained at I_{MAX} , and the output voltage will be reduced to $I_{MAX}R_{LOAD}$.

However, if the external overload or short circuit condition lasts for a long time, the continuous high current will increase the device temperature and increase the power consumption of the whole system. To improve this situation, a foldback current limiting circuit can be used. In a foldback current limiting circuit, both the output current and the output voltage are gradually reduced when the output current reaches the set maximum current I_{MAX}. The output current is reduced to the set current threshold I_{FB} and the output voltage is reduced to I_{FB}R_{LOAD}. The output current is clamped to a smaller value in the event of an overload or short circuit and the system power consumption is reduced and the device temperature does not rise significantly.

The foldback current limiting circuit is essentially a constant current limiting circuit with an output voltage feedback loop, so that in the event of an overload or short circuit, the output current is gradually reduced due to the reduction in output voltage and eventually clamped at a smaller value.

The WR0332 uses a foldback current limiting mode where the final current is clamped to around 150mA, thus providing good protection to the device.

More information on current limiting can be found in Electrical Characteristics Figure 41 to Figure 44.

<u>WAY ØN</u>

WR0332

11.3.8 Thermal Protection

High PSRR, High speed, CMOS LDO

The WR0332 contains a thermal shutdown protection circuit that implements the required switching gate circuit function through a thermal switch integrated inside the chip. The output current is turned off when the heat in the LDO is too high. Thermal shutdown occurs when the thermal junction temperature (T_J) of the energized crystal exceeds 165°C (typical). The thermal shutdown hysteresis ensures that the LDO resets (turns on) again when the temperature drops to 135°C (typical). The thermal time constant of the semiconductor chip is quite short, so when thermal shutdown is reached, the output turns on and off at a higher rate until the power dissipation is reduced.

The WR0332's internal protection circuitry is designed to prevent thermal overload conditions. This circuitry is not a substitute for a proper heat sink. Continuously putting the WR0332 into a thermal shutdown state will reduce the reliability of the device.

For reliable operation, limit the junction temperature to a maximum of 125°C. The thermal margin in a given layout is to be estimated. For good reliability, thermal shutdown must occur at least 35°C above the maximum expected ambient temperature condition of the application.

11.4 Functional Mode Of The Device

The device has three modes: normal, dropout, and disabled modes of operation.

The operating conditions of each mode are listed in the table below.

FUNCTIONAL MODE	CONDITIONS					
FUNCTIONAL MODE	V _{IN}	V _{IN} V _{EN}		TJ		
Normal	$5.5V > V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{IH(EN)}$	I _{OUT} < I _{CL}	$T_J < T_{sd}$		
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{IH(EN)}$	I _{OUT} < I _{CL}	$T_J < T_{sd}$		
Disabled	V _{IN} < V _{UVLO}	V _{EN} < V _{IL(EN)}	_	T _J > T _{sd}		

Operating conditions of each mode

11.4.1 Normal Mode

Normal operating mode requires that both of the following conditions are met.

1. The input voltage is greater than the rated output voltage plus the differential voltage ($V_{OUT(nom)} + V_{DO}$) and is less than 5.5V.

2. The enable voltage has previously exceeded the enable rise threshold voltage and has not fallen below the enable fall threshold.

3. The output current is less than the current limit ($I_{OUT} < I_{CL}$).

4. The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{sd}$).

11.4.2 Dropout Mode

If the input voltage is below the rated output voltage plus a specified dropout voltage, but all other conditions are met for normal operation, the device operates in the dropout state and the output voltage tracks the input voltage. Because the transient performance of the device is significantly reduced through the device being in the triode state, the output current is no longer controlled. Line or load transients during power down can result in large output voltage deviations.

11.4.3 Disabled

The WR0332 can be turned off by forcing the enable pin low, typically with an enable voltage below 0.4V, at which point the pass device is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground through an internal resistor from output to ground.

WAYØN

12. Application

High PSRR, High speed, CMOS LDO

Note: The information in the Applications section below is not part of WAY-ON's product specifications and WAY-ON does not guarantee its accuracy or completeness. The customer is responsible for determining the suitability of the component for its intended use and should verify and test its design implementation to confirm system functionality.

12.1 Application Information

The WR0332 is a linear voltage regulator with an input voltage of 2.0 V to 5.5 V and an output voltage of 1.0 V to 3.3 V. The accuracy is 3% for output voltages up to 1.5 V and 2% for output voltages greater than 1.5 V. The maximum output current is 300 mA. The efficiency of a linear voltage regulator is determined by the ratio of the output voltage to the input voltage, so in order to achieve high efficiency, the differential voltage ($V_{IN} - V_{OUT}$) must be as small as possible. This section discusses how best to use this device in practical applications.

12.1.1 Start-Up

12.1.1.1. Enable(EN)

The WR0332 can determine the output of the device through the EN input voltage, EN is higher than the voltage threshold to turn on, in order to prevent the device from turning off when the input voltage drops during the turn-on period, EN has a certain hysteresis. WR0332 internal EN to IN has a small pull-up current source, the pull-up current is about 100nA, when EN floats default to high, if you do not need EN independent control, it is recommended to connect EN directly to IN. If you want to use the EN control, you need to give a control voltage to the EN side.

12.1.1.2. Automatic Discharge

The WR0332 has an internal pull-down MOSFET that connects a discharge resistor from V_{OUT} to ground to actively release the output voltage when the device is disabled.

12.1.1.3. Soft-Start

Soft start refers to the characteristic that the output voltage rises gradually as the EN voltage jumps from low to high. Reducing the output voltage rise rate reduces the inrush current that charges the output capacitor. The inrush current is the current entering the LDO during startup and consists of the load current, the current charging the output capacitor, and the ground pin current.

The inrush current can be estimated by the following equation :

$$I_{OUT}(t) = \left(\frac{C_{OUT} \times dV_{OUT}(t)}{dt}\right) + \left(\frac{V_{OUT}(t)}{R_{LOAD}}\right)$$

The WR0332 controls soft-start through an external capacitor (CNR/SS), which helps to reduce inrush current and reduce load transients on the input power bus, thus solving startup initialization problems that can result when powering FPGAs, DSPs, or other high-current loads.

12.1.2 Capacitor Recommendation

The WR0332 uses ceramic capacitors with low equivalent series resistance (ESR) at the V_{IN} and V_{OUT} pins to increase its stability. Multilayer ceramic capacitors are recommended. These capacitors also have limitations, and ceramic capacitors with X7R-, X5R-, and COG-rated dielectric materials have relatively good capacitance stability at different temperatures. WR0332 is designed to use ceramic capacitors of 1 μ F or larger at the input and output. Place C_{IN} and C_{OUT} as close to the IN and OUT pins as possible to minimize trace inductance from the capacitor to the device.

Increasing the input capacitance can reduce the transient input drop during start-up and load current. If the C_{OUT} produces high Q peak effects during transients, using only very large ceramic input capacitors can cause unwanted ringing at the OUT side, which requires well-designed short interconnects to the upstream

<u>WAY ØN</u>

WR0332

High PSRR, High speed, CMOS LDO

supply to reduce ringing. Using a tantalum capacitor with an ESR of several hundred milliohms in parallel with the ceramic input capacitor can avoid unwanted ringing. The load step transient response is the output voltage response of the LDO to a step change in load current. A larger output capacitor reduces any voltage dips or spikes that occur during the load step, but at the same time the control loop bandwidth is reduced, which slows the response time.

Because, the LDO cannot consume charge, the control loop must close through the FET when the output load is removed or greatly reduced and wait for any excess charge to be depleted.

12.1.3 Power Dissipation(PD)

The reliability of the circuit requires reasonable consideration of the power dissipation of the device, the location of the circuit on the PCB, and the proper sizing of the thermal plane. The regulator should be surrounded by no other heat generating devices as much as possible. The power dissipation of the regulator depends on the input and output voltage difference and the load conditions.

PD can be calculated using the following equation:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

Using the proper input voltage minimizes the power dissipation, resulting in greater efficiency. To obtain the lowest power dissipation, use the minimum input voltage required for normal output voltage.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) of the device. Power dissipation and junction temperature are typically related to the junction-ambient thermal resistance (θ_{JA}) and ambient air temperature (T_A) of the PCB and package and are calculated as follows

$T_{\rm J} = T_{\rm A} + (\theta_{\rm JA} x P_{\rm D})$

The thermal resistance (θ_{JA}) depends primarily on the thermal dispersion capability of the PCB design. The total copper area, copper weight, and the location of the plane all affect the thermal dispersion capability, and the PCB and copper laydown area can only be used as a relative measure of the package's thermal performance.

12.1.4 Estimate The Temperature Of The Tunction

As recommended by JEDEC, the psi (Ψ) thermal metrics are used to estimate the junction temperature of the LDO in PCB board applications. These metrics are relative estimates of the junction temperature in actual applications. The thermal indicators Ψ_{JT} or Ψ_{JB} are given in the thermal information table and can be used according to the following equation.

$\Psi_{JT}: T_J {=} T_T + \Psi_{JT} \times P_D$

 $\Psi_{JB}: T_J {=} T_B + \Psi_{JB} \times P_D$

Notes.

- P_D is the power dissipated.
- T_T is the temperature at the top center of the device package.
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package.


WR0332

12.2 Typical Application


High PSRR, High speed, CMOS LDO

This section discusses the application of the WR0332 in the circuit. The following figure shows the schematic of the application circuit.

Circuit schematic 1: V_{OUT} normally open, no control.



Circuit schematic 2: V_{OUT} control by external voltage to EN.



 C_{IN} and C_{OUT} are to be selected with the recommended appropriate capacitance. 1µF ceramic capacitors are selected for both C_{IN} and C_{OUT} to help balance the charge needed to charge the output capacitor during startup, thus reducing the input voltage drop.

13. Power Supply Recommendation

The WR0332 has a V_{IN} range of between 2.0 V and 5.5 V and an input capacitance of 1µF. The input voltage should have some redundancy to ensure a stable output voltage when the load fluctuates. If the input supply is noisy, additional input capacitors can be used to improve the noise performance of the output.

14. Layout Guidelines

The principle of LDO design is to place all components on the same side of the board and connect them as close as possible to their respective LDO pins. Connect the C_{IN} and C_{OUT} grounds, with all LDO ground pins as close together as possible, through a wide copper surface. Using through-holes and long wires for connections is strongly discouraged and can seriously affect system performance.


To improve thermal performance, an array of thermal vias is used to connect the thermal pad to the ground plane. A larger ground plane improves the thermal performance of the device and reduces the operating temperature of the device.

<u>WAY ØN</u>

Layout Example:

High PSRR, High speed, CMOS LDO

WR0332



15. Evaluation Modules

Evaluation Modules (EVMs) are available to help evaluate initial circuit performance. We have evaluation modules for different packages, you can contact us by phone or address at the end to get the evaluation module or schematic.

The module names are listed in the table below.

Name	Package	Evaluation Module	
	SOT23-5	WAYON LDO EVM V1.0 -SOT23-5	
WR0332	DFN-4	WAYON LDO EVM V1.0 -DFN1×1-4	

16. Naming Conventions

WR AA BB-CC DDD E

WR: WAYON Regulator
AA: 03 - Output Current, 300mA
BB: Serial number
CC: Output Voltage
DDD: A30-Package, SOT23-3 A50-Package, SOT23-5 FF4- Package, DFN-4
E: R-Reel & T-tube

17. Electrostatic Discharge Warning

ESD can cause irreversible damage to integrated circuits, ranging from minor performance degradation to device failure. Precision ICs are more *susceptible* to damage because very minor parameter changes can cause the device to be out of compliance with its published specifications. WAY-ON recommends that all ICs be handled with proper precautions. Failure to follow proper handling practices and installation procedures may damage the IC.


<u>WAY ON</u>

WR0332

High PSRR, High speed, CMOS LDO

18. Package Information

SOT 23-3




	DIMENSIONS IN MILLIMETERS				
SYMBOL	MIN	NOM	MAX		
Α	2.60	2.80	3.00		
A1	1.50	1.60	1.70		
В	0.95BSC				
С	0.25	0.40	0.50		
D	2.82	2.92	3.02		
Е	0.10	0.15	0.20		
L		0.59REF			
L1	0.30	0.45	0.60		
F1	0.90	1.10	1.30		
F	0.00	0.08	0.15		

SOT 23-5


WR0332

High PSRR, High speed, CMOS LDO



	DIMENSIONS IN MILLIMETERS				
SYMBOL	MIN	NOM	MAX		
Α	2.60	2.80	3.00		
A1	1.50	1.60	1.70		
В		0.95BSC			
B1	1.90BSC				
С	0.25	0.40	0.50		
D	2.82	2.92	3.02		
Е	0.10	0.15	0.20		
F	0.00	0.08	0.15		
L		0.59REF			
F1	0.90	1.10	1.30		
L1	0.30	0.45	0.60		

DFN-4






High PSRR, High speed, CMOS LDO

DETAIL A Pin 1 ID and Tie Bar Mark Options

Note: The configuration of the Pin 1 identifier is optional, but must be located within the zone indicated.



Side View

	DIMENSIONS IN MILLIMETERS				
SYMBOL	MIN	NOM	MAX		
Α	0.950	1.000	1.050		
В	0.320	0.370	0.420		
С	0.950 1.000 1.0		1.050		
D	0.650BSC				
Е	0.170	0.270	0.370		
F	0.130	0.235	0.300		
G	0.430	0.485	0.540		
Н	0.430	0.485	0.540		
I	0.200REF				

WR0332

19. Ordering Information

High PSRR, High speed, CMOS LDO

WR0332

				1
Part Number	Output Voltage	Package	Packing	Marking*
WR0332-10A30R	1.0V	SOT23-3	Quantity 3k/Reel	WR0332 10 (J)XXXX
WR0332-105A30R	1.05V	SOT23-3	3k/Reel	WR0332 105 (J)XXXX
WR0332-11A30R	1.1V	SOT23-3	3k/Reel	WR0332 11 (J)XXXX
WR0332-12A30R	1.2V	SOT23-3	3k/Reel	WR0332 12 (J)XXXX
WR0332-15A30R	1.5V	SOT23-3	3k/Reel	WR0332 15 (J)XXXX
WR0332-18A30R	1.8V	SOT23-3	3k/Reel	WR0332 18 (J)XXXX
WR0332-20A30R	2.0V	SOT23-3	3k/Reel	WR0332 20 (J)XXXX
WR0332-22A30R	2.2V	SOT23-3	3k/Reel	WR0332 22 (J)XXXX
WR0332-25A30R	2.5V	SOT23-3	3k/Reel	WR0332 25 (J)XXXX
WR0332-28A30R	2.8V	SOT23-3	3k/Reel	WR0332 28 (J)XXXX
WR0332-30A30R	3.0V	SOT23-3	3k/Reel	WR0332 30 (J)XXXX
WR0332-33A30R	3.3V	SOT23-3	3k/Reel	WR0332 33 (J)XXXX
WR0332-10A50R	1.0V	SOT23-5	3k/Reel	WR0332 10 (J)XXXX
WR0332-105A50R	1.05V	SOT23-5	3k/Reel	WR0332 105 (J)XXXX
WR0332-11A50R	1.1V	SOT23-5	3k/Reel	WR0332 11 (J)XXXX
WR0332-12A50R	1.2V	SOT23-5	3k/Reel	WR0332 12 (J)XXXX
WR0332-15A50R	1.5V	SOT23-5	3k/Reel	WR0332 15 (J)XXXX
WR0332-18A50R	1.8V	SOT23-5	3k/Reel	WR0332 18 (J)XXXX
WR0332-20A50R	2.0V	SOT23-5	3k/Reel	WR0332 20 (J)XXXX
WR0332-22A50R	2.2V	SOT23-5	3k/Reel	WR0332 22 (J)XXXX
WR0332-25A50R	2.5V	SOT23-5	3k/Reel	WR0332 25 (J)XXXX
WR0332-27A50R	2.7V	SOT23-5	3k/Reel	WR0332 27 (J)XXXX
WR0332-28A50R	2.8V	SOT23-5	3k/Reel	WR0332 28 (J)XXXX
WR0332-29A50R	2.9V	SOT23-5	3k/Reel	WR0332 29 (J)XXXX
WR0332-30A50R	3.0V	SOT23-5	3k/Reel	WR0332 30 (J)XXXX
WR0332-33A50R	3.3V	SOT23-5	3k/Reel	WR0332 33 (J)XXXX
WR0332-10FF4R	1.0V	DFN-4	10k/Reel	332 10
WR0332-105FF4R	1.05V	DFN-4	10k/Reel	332 105
WR0332-11FF4R	1.1V	DFN-4	10k/Reel	332 11
WR0332-12FF4R	1.2V	DFN-4	10k/Reel	332 12

W02040004 - Rev2.1

www.way-on.com

WAYØN

WR0332

High PSRR, High speed, CMOS LDO

Part Number	Output Voltage	Package	Packing Quantity	Marking*
WR0332-15FF4R	1.5V	DFN-4	10k/Reel	332 15
WR0332-18FF4R	1.8V	DFN-4	10k/Reel	332 18
WR0332-185FF4R	1.85V	DFN-4	10k/Reel	332 185
WR0332-20FF4R	2.0V	DFN-4	10k/Reel	332 20
WR0332-21FF4R	2.1V	DFN-4	10k/Reel	332 21
WR0332-22FF4R	2.2V	DFN-4	10k/Reel	332 22
WR0332-25FF4R	2.5V	DFN-4	10k/Reel	332 25
WR0332-28FF4R	2.8V	DFN-4	10k/Reel	332 28
WR0332-30FF4R	3.0V	DFN-4	10k/Reel	332 30
WR0332-33FF4R	3.3V	DFN-4	10k/Reel	332 33

* XXXX is variable. The chip is universal whether the marking has j or not.

WAY ØN

WR0332

High PSRR, High speed, CMOS LDO

STATEMENTS

WAY-ON provides data sheets based on the actual performance of the device, and users should verify actual device performance in their specific applications. The device characteristics and parameters in this data sheet can and do vary from application to application, and actual device performance may change over time. This information is intended for developers designing with WAY-ON products. Users are responsible for selecting the appropriate WAY-ON product for their application and for designing and verifying the application to ensure that your application meets the appropriate standards or other requirements, and users are responsible for all consequences. Specifications are subject to change without notice.

Contact Information

No.1001, Shiwan(7) Road, Pudong District, Shanghai, P.R.China.201202 Tel: 86-21-68960674 Fax: 86-21-50757680 Email: market@way-on.com WAYON website: http://www.way-on.com For additional information, please contact your local Sales Representative.