



Precision Operational Amplifiers

1 FEATURES

- Low Offset Voltage: ±0.2mV (TYP)
- Low Bias Current: ±10pA (TYP)
- Gain Bandwidth Product: 2MHz
- Low Quiescent Current: 1mA (TYP)
- Overload Recovery Time: 1.6µs
- Supply Voltage Range: 3.3V to 32V
- No External Components Required
- Extended Temperature: -40°C to +125°C
- Micro SIZE PACKAGES: SOIC-8(SOP8)

2 APPLICATIONS

- Optical Network Control Circuits
- Sensors and Controls
- Wireless Base Station Control Circuits
- Cellular and Cordless Phones
- Photodiode Amplification
- Precision Filters
- Instrumentation
- A/D Converters
- Laptops and PDAs
- Medical and Industrial Instrumentation

3 DESCRIPTIONS

The RS862X is a low noise, low offset voltage and high voltage operational amplifier, which can be designed into a wide range of applications. The RS862X has a gain-bandwidth product of 2MHz, a slew rate of 1.2V/µs and a quiescent current of 1mA at wide power supply range.

The RS862X is designed to provide optimal performance in low noise systems. It provides rail-to rail output swing into heavy loads.

The RS862X is available in Green SOIC-8(SOP8) packages. It operates over an ambient temperature range of -40°C to +125°C under single power supplies of 3.3V to 32V or dual power supplies of $\pm 1.65V$ to $\pm 16V$.

Device Information (1)

Borrioo Information									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
RS8621	SOIC-8(SOP8)	4.90mm x 3.90mm							
RS8622	SOIC-8(SOP8)	4.90mm x 3.90mm							
(4) = 11 11 1									

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 Revision History	3
5 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
6 Pin Configuration and Functions (Top View)	5
7 SPECIFICATIONS	7
7.1 Absolute Maximum Ratings	7
7.2 ESD Ratings	7
7.3 Recommended Operating Conditions	7
7.4 ELECTRICAL CHARACTERISTICS	8
7.5 TYPICAL CHARACTERISTICS	10
8 Application and Implementation	12
8.1 Power Supply Bypassing and Layout	12
8.2 Grounding	12
8.3 Input-to-Output Coupling	12
8.4 Differential Amplifier	12
8.5 Instrumentation Amplifier	13
8.6 Active Low-Pass Filter	13
9 LAYOUT	14
9.1 Layout Guidelines	14
9.2 Layout Example	14
10 PACKAGE OUTLINE DIMENSIONS	15
11 TAPE AND REEL INFORMATION	16



4 Revision History Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.0	2023/05/11	Preliminary version completed
A.1	2023/07/03	 Delete MSOP-8 Package Update the minimum Operating Voltage to 3.3V Update ELECTRICAL CHARACTERISTICS



5 PACKAGE/ORDERING INFORMATION ⁽¹⁾

Orderable Device	Package Type	Pin	Channel	Op Temp(°C)	Device Marking ⁽²⁾	Package Qty
RS8621XK	SOIC-8(SOP8)	8	1	-40°C ~125°C	RS8621	Tape and Reel,4000
RS8622XK	SOIC-8(SOP8)	8	2	-40°C ~125°C	RS8622	Tape and Reel,4000


NOTE:

This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.



6 Pin Configuration and Functions (Top View)



Pin Description


	PIN					
NAME	RS8621	I/O ⁽¹⁾	DESCRIPTION			
	SOIC-8(SOP8)					
-IN	2	I	Negative (inverting) input			
+IN	3	I	Positive (noninverting) input			
NC ⁽²⁾	1,5,8	-	No internal connection (can be left floating)			
OUT	6	0	Output			
V-	4	-	Negative (lowest) power supply			
V+	7	-	Positive (highest) power supply			

(1) I = Input, O = Output.

(2) There is no internal connection. Typically, GND is the recommended connection to a heat spreading plane.



Pin Configuration and Functions (Top View)



Pin Description

	PIN						
NAME	NAME RS8622		DESCRIPTION				
	SOIC-8(SOP8)						
-INA	2	I	Inverting input, channel A				
+INA	3	I	Noninverting input, channel A				
-INB	6	I	Inverting input, channel B				
+INB	5	I	Noninverting input, channel B				
OUTA	1	0	Output, channel A				
OUTB	7	0	Output, channel B				
V-	4	-	Negative (lowest) power supply				
V+	8	-	Positive (highest) power supply				

(1) I = Input, O = Output.



7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	Supply, $V_S = (V+) - (V-)$			36	
Voltage	Signal input pin ⁽²⁾		(V-) -0.3	(V+) +0.3	V
	Signal output pin ⁽³⁾		(V-) -0.3	(V+) +0.3	
Current	Signal input pin ⁽²⁾		-10	10	mA
Current	Signal output pin ⁽³⁾		-10	10	mA
θ _{JA}	Package thermal impedance (4)	SOIC-8(SOP8)		110	°C/W
	Operating range, T _A		-40	125	
Temperature	Junction, T _J ⁽⁵⁾		-40	150	°C
	Storage, T _{stg}		-65	150	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3V beyond the supply rails should be current-limited to 10mA or less.

(3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.3V beyond the supply rails should be current-limited to ±10mA or less.

(4) The package thermal impedance is calculated in accordance with JESD-51.

(5) The maximum power dissipation is a function of T_{J(MAX)}, R_{BJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{BJA}. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
	Flastrastatia	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD) Electrostatic	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V
	Sicoligigo	Machine Model (MM)	±200	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, Vs= (V+) - (V-)	Single-supply	3.3		32	V
	Dual-supply	±1.65		±16	v



7.4 ELECTRICAL CHARACTERISTICS

(At T_A=+25°C, V_S=3.3V to 32V, R_L=10k Ω connected to V_S/2, and V_{OUT}=V_S/2, V_{CM}=V_S/2, Full ⁽⁹⁾ = -40°C to +125°C, unless otherwise noted.) ⁽¹⁾

	DADAMETER		-	RS862X				
PARAMETER		CONDITIONS	TJ	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
POWER	SUPPLY							
Vs	Operating Voltage Range		25°C	3.3		32	V	
la.	Quiescent Current Per	Vs=±2.5V, Io=0mA	25°C		1	1.5	~^^	
lq	Amplifier	Vs=±16V, Io=0mA	25°C		1.4	1.8	mA	
PSRR	Power-Supply Rejection Ratio	Vs=5V to 32V	25°C	82	100		dB	
INPUT								
		Vs=5V, Vсм=Vs/2	25°C	-0.4	±0.2	0.4		
Vos	Input Offset Voltage	VS-3V, VCM-VS/2	Full		±1		mV	
VOS	input Onset Voltage	V _S =32V, V _{CM} =V _S /2	25°C	-0.9	±0.4	0.9	IIIV	
		VS-52V, VCM-VS/2	Full		±1			
Vos Tc	Input Offset Voltage Average Drift	V _{CM} = V _S /2	Full		±5		µV/∘C	
IB	Input Bias Current (4) (5)	V _{CM} =0V	25°C		±10		pА	
los	Input Offset Current (4)	V _{CM} =0V	25°C		±10		pА	
Vсм	Common-Mode Voltage Range		25°C	(V-)		(V+)-2	V	
CMRR	Common-Mode Rejection Ratio	V _S = ±16V V _{CM} =(V-) to (V+)-2V	25°C	87	115		dB	
OUTPUT	Г Г			•	•			
Aol	Open-Loop Voltage Gain	R _L =10KΩ, V _O =(V-)+0.5V to (V+)-0.5V	25°C	117	150		dB	
Vон	Output Swing from Doil		2500	15.7			V	
Vol	Output Swing from Rail	Vs=±16V, R∟=10KΩ	25°C			-15.7	V	
ISOURCE	Output Source Current (6) (7)	N 40V	0500	65	142			
I _{SINK}	Output Sink Current (6) (7)	V _S =10V	25°C	45	103		mA	
CLOAD	Capacitive Load Drive		25°C		1		nF	
FREQUE	ENCY RESPONSE							
SR	Slew Rate ⁽⁸⁾	G=+1, C∟=100pF	25°C		1.2		V/µs	
GBW	Gain-Bandwidth Product	G=10, VPPvin=50mV, R _L =10K Ω	25°C		2		MHz	
ts	Settling Time,0.1%	Vs=±16V, G=+1, C _L =100pF, Step=7V	25°C		8		μs	
tor	Overload Recovery Time	V _{IN} .Gain≥V _S , G=-100	25°C		1.6		μs	
ton	Turn On Time	G=1	25°C		75		μs	
NOISE								
En	Input Voltage Noise	f = 0.1Hz to 10Hz, V _S =±2.5V	25°C		4.3		μVpp	
en	Input Voltage Noise Density (4)	f = 1KHz	25°C		14		nV/√Hz	





NOTE:


- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.



7.5 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At T_A= +25°C, V_S= ±16V, unless otherwise noted.








Figure 3. Quiescent Current vs Temperature




Figure 5. Output Voltage vs Output Current




Figure 2. Supply Voltage vs Output Current




Figure 4. Input Bias Current vs Input Common Mode Voltage





Figure 6. Output Current vs Temperature



TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At T_A = +25°C, V_S = ±16V, unless otherwise noted.








Figure 8. Input Bias Current vs Temperature




Figure 10. 0.1Hz to 10Hz Input Voltage Noise




Figure 12. Large-Signal Step Response



8 Application and Implementation

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Power Supply Bypassing and Layout

The RS862X operates from either a single 3.3V to 32V supply or dual $\pm 1.65V$ to $\pm 16V$ supplies. For singlesupply operation, bypass the power supply V+ with a 0.1µF ceramic capacitor which should be placed close to the V+ pin. For dual-supply operation, both the V+ and the V- supplies should be bypassed to ground with separate 0.1µF ceramic capacitors. 10µF tantalum capacitor can be added for better performance.

Good PC board layout techniques optimize performance by decreasing the amount of stray capacitance at the operational amplifier's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close to the device as possible. Use surface-mount components whenever possible.

For the operational amplifier, soldering the part to the board directly is strongly recommended. Try to keep the high frequency current loop area small to minimize the EMI (electromagnetic interference).




Figure 13. Amplifier with Bypass Capacitors

8.2 Grounding

A ground plane layer is important for RS862X circuit design. The length of the current path in an inductive ground return will create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance.

8.3 Input-to-Output Coupling

To minimize capacitive coupling, the input and output signal traces should not be in parallel. This helps reduce unwanted positive feedback.

8.4 Differential Amplifier

The circuit shown in Figure 14 performs the difference function. If the resistor ratios are equal $(R_4/R_3 = R_2/R_1)$, then $V_{OUT} = (V_P - V_N) \times R_2/R_1 + V_{REF}$.






Figure 14. Differential Amplifier

8.5 Instrumentation Amplifier

The circuit in Figure 15 performs the same function as that in Figure 14 but with a high input impedance.




Figure 15. Instrumentation Amplifier

8.6 Active Low-Pass Filter

The low-pass filter shown in Figure 16 has a DC gain of $(-R_2/R_1)$ and the -3dB corner frequency is $1/2\pi R_2C$. Make sure the filter bandwidth is within the bandwidth of the amplifier. Feedback resistors with large values can couple with parasitic capacitance and cause undesired effects such as ringing or oscillation in high-speed amplifiers. Keep resistor values as low as possible and consistent with output loading consideration.




Figure 16. Active Low-Pass Filter



9 LAYOUT

9.1 Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1uF capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

9.2 Layout Example






Figure 17. Schematic Representation







NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.





10 PACKAGE OUTLINE DIMENSIONS SOIC-8(SOP8)





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions I	In Millimeters	Dimensions In Inches		
Symbol	Min	Min Max		Max	
A	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
с	0.170	0.250	0.007	0.010	
D	4.800	5.000	0.189	0.197	
е	1.270	(BSC)	0.050	(BSC)	
E	5.800	6.200	0.228	0.244	
E1	3.800	4.000	0.150	0.157	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

NOTE:

A. All linear dimension is in millimeters.


B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. BSC: Basic Dimension. Theoretically exact value shown without tolerances.



11 TAPE AND REEL INFORMATION REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel	Reel	A0	B0	K0	P0	P1	P2	W	Pin1
	Diameter	Width(mm)	(mm)	Quadrant						
SOIC-8(SOP8)	13 ["]	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.