



## Description

### JMT P-channel Enhancement Mode Power MOSFET

#### Features




- $V_{DS} = -20V$ ,  $I_D = -7A$
- $R_{DS(ON)} < 31m\Omega$  @  $V_{GS} = -4.5V$
- $R_{DS(ON)} < 47m\Omega$  @  $V_{GS} = -2.5V$
- Advanced Trench Technology
- Excellent  $R_{DS(ON)}$  and Low Gate Charge
- Lead Free

#### Application

- PWM Applications
- Load Switch
- Power Management



100% UIS TESTED!



DFN2020-6L

Marking and pin Assignment

Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Outline	Package	Reel Size	Reel (pcs)	Per Carton (pcs)
2305A	JMTV2305A	TAPING	DFN2020-6L	7"	3000	120000

## Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise specified)

Symbol	Parameter		Max.	Units
$V_{DSS}$	Drain-Source Voltage		-20	V
$V_{GSS}$	Gate-Source Voltage		$\pm 12$	V
$I_D$	Continuous Drain Current	$T_C = 25^\circ C$	-7	A
		$T_C = 100^\circ C$	-4.6	
$I_{DM}$	Pulsed Drain Current <sup>note1</sup>		-28	A
$E_{AS}$	Single Pulsed Avalanche Energy <sup>note2</sup>		16	mJ
$P_D$	Power Dissipation	$T_C = 25^\circ C$	11	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		11	$^\circ C/W$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ C$

**Electrical Characteristics** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
<b>Off Characteristics</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=-250\mu\text{A}$	-20	-	-	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=-20\text{V}$ , $V_{GS}=0\text{V}$ ,	-	-	-1	$\mu\text{A}$
$I_{GSS}$	Gate to Body Leakage Current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 12\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=-250\mu\text{A}$	-0.4	-0.7	-1.0	V
$R_{DS(\text{on})}$ Note3	Static Drain-Source on-Resistance	$V_{GS}=-4.5\text{V}$ , $I_D=-4\text{A}$	-	25	31	$\text{m}\Omega$
		$V_{GS}=-2.5\text{V}$ , $I_D=-3\text{A}$	-	36	47	
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS}=-10\text{V}$ , $V_{GS}=0\text{V}$ , $f=1.0\text{MHz}$	-	830	-	pF
$C_{oss}$	Output Capacitance		-	132	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	85	-	pF
$Q_g$	Total Gate Charge	$V_{DD}=-10\text{V}$ , $I_D=-2\text{A}$ , $V_{GS}=-4.5\text{V}$	-	8.8	-	nC
$Q_{gs}$	Gate-Source Charge		-	1.4	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	1.9	-	nC
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=-10\text{V}$ , $I_D=-3.3\text{A}$ , $R_{\text{GEN}}=1\Omega$ , $V_{GS}=-4.5\text{V}$	-	10	-	ns
$t_r$	Turn-on Rise Time		-	32	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	50	-	ns
$t_f$	Turn-off Fall Time		-	51	-	ns
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
$I_s$	Maximum Continuous Drain to Source Diode Forward Current	-	-	-7	A	
$I_{SM}$	Maximum Pulsed Drain to Source Diode Forward Current	-	-	-28	A	
$V_{SD}$	Drain to Source Diode Forward Voltage	$V_{GS}=0\text{V}$ , $I_s=-7\text{A}$	-	-	-1.2	V


Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. EAS condition: Starting  $T_J=25^\circ\text{C}$ ,  $V_{DD}=-10\text{V}$ ,  $V_{GS}=-4.5\text{V}$ ,  $R_G=25\Omega$ ,  $L=0.5\text{mH}$ ,  $I_{AS}=-8\text{A}$


3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$

## Typical Performance Characteristics


**Figure 1:** Output Characteristics




**Figure 3:** On-resistance vs. Drain Current




**Figure 5: Gate Charge Characteristics**




**Figure 2:** Typical Transfer Characteristics




**Figure 4:** Body Diode Characteristics




**Figure 6: Capacitance Characteristics**




**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature




**Figure 9:** Maximum Safe Operating Area




**Figure 11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature




**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature




## Test Circuit


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Diode Recovery Test Circuit & Waveforms





## Package Mechanical Data-DFN2020-6L



SYMBOLS	DIMENSION IN MM			DIMENSION IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.700	0.750	0.800	0.028	0.030	0.031
A1	---	---	0.050	---	---	0.002
A3	0.195	0.203	0.211	0.008	0.008	0.008
b	0.250	0.300	0.350	0.010	0.012	0.014
e	0.65BSC			0.026 BSC		
D	1.900	2.000	2.100	0.075	0.079	0.083
E	1.900	2.000	2.100	0.075	0.079	0.083
D1	0.560	0.660	0.760	0.022	0.026	0.030
E1	0.250	0.350	0.450	0.010	0.014	0.018
D2	1.100	1.200	1.300	0.043	0.047	0.051
E2	0.900	1.000	1.100	0.035	0.039	0.043
L	0.150	0.250	0.350	0.006	0.010	0.014
L1	0.065	0.165	0.265	0.003	0.006	0.010
L2	0.000	0.100	0.200	0.000	0.004	0.008

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.  
Copyright ©2022 Jiangsu JieJie Microelectronics Co.,Ltd. Printed All rights reserved.