



JMPL1050APD

-100V 39mΩ Dual P-Ch Power MOSFET

Features


- Low On-Resistance
- Excellent Gate Charge x $R_{DS(ON)}$ Product (FOM)
- Pb-Free Lead Plating
- RoHS and Halogen-Free Compliant
- 100% UIS Tested, 100% R_g Tested

Product Summary

Parameter	Value	Unit
V_{DS}	-100	V
$V_{GS(th), Typ}$	-2.0	V
$I_D (@ V_{GS} = -10V)^{(1)}$	-6.6	A
$R_{DS(ON), Typ} (@ V_{GS} = -10V)$	39	mΩ
$R_{DS(ON), Typ} (@ V_{GS} = -4.5V)$	57	mΩ

Applications

- Battery Management
- DC/DC in Telecoms and Industrial
- Hard Switching and High Speed Circuit





Ordering Information

Device	Package	# of Pins	Marking	MSL	T_J (°C)	Media	Quantity (pcs)
JMPL1050APD-13	SOP-8L	8	PL1050AD	3	-55 to 150	13-inch Reel	4000

Absolute Maximum Ratings (@ $T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DS}	-100	V
Gate-to-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current (1)	I_D	-6.6	A
$T_C = 100^\circ\text{C}$		-4.2	
Pulsed Drain Current (2)	I_{DM}	-18.2	A
Avalanche Current (3)	I_{AS}	-27	A
Avalanche Energy (3)	E_{AS}	109	mJ
Power Dissipation (4)	P_D	4.2	W
$T_C = 100^\circ\text{C}$		1.7	
Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C



Electrical Characteristics (@ $T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
STATIC PARAMETERS						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$I_D = -250\mu\text{A}, V_{GS} = 0\text{V}$	-100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -80\text{V}, V_{GS} = 0\text{V}$ $T_J = 55^\circ\text{C}$			-1.0 -5.0	μA
Gate-Body Leakage Current	I_{GSS}	$V_{DS} = 0\text{V}, V_{GS} = \pm 20\text{V}$			± 100	nA
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1.0	-2.0	-3.0	V
Static Drain-Source ON-Resistance	$R_{DS(\text{ON})}$	$V_{GS} = -10\text{V}, I_D = -5\text{A}$		39	50	$\text{m}\Omega$
		$V_{GS} = -4.5\text{V}, I_D = -3\text{A}$		57	70	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{DS} = -5\text{V}, I_D = -15\text{A}$		30		S
Diode Forward Voltage	V_{SD}	$I_S = -1\text{A}, V_{GS} = 0\text{V}$		-0.7	-1.0	V
Diode Continuous Current	I_S	$T_C = 25^\circ\text{C}$			-4.2	A
DYNAMIC PARAMETERS⁽⁵⁾						
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}, V_{DS} = -50\text{V}, f = 1\text{MHz}$		1412		pF
Output Capacitance	C_{OSS}			222		pF
Reverse Transfer Capacitance	C_{rss}			2.6		pF
Gate Resistance	R_g	$V_{GS} = 0\text{V}, V_{DS} = 0\text{V}, f = 1\text{MHz}$		10.2		Ω
SWITCHING PARAMETERS⁽⁵⁾						
Total Gate Charge (@ $V_{GS} = -10\text{V}$)	Q_g	$V_{GS} = 0 \text{ to } -10\text{V}$ $V_{DS} = -50\text{V}, I_D = -5\text{A}$		20		nC
Total Gate Charge (@ $V_{GS} = -6.0\text{V}$)	Q_g			12.6		nC
Gate Source Charge	Q_{gs}			6.4		nC
Gate Drain Charge	Q_{gd}			3.3		nC
Turn-On Delay Time	$t_{D(\text{on})}$	$V_{GS} = -10\text{V}, V_{DS} = -50\text{V}$ $R_L = 10\Omega, R_{\text{GEN}} = 6\Omega$		10.7		ns
Turn-On Rise Time	t_r			56		ns
Turn-Off Delay Time	$t_{D(\text{off})}$			45		ns
Turn-Off Fall Time	t_f			81		ns
Body Diode Reverse Recovery Time	t_{rr}	$I_F = -5\text{A}, dI_F/dt = -100\text{A}/\mu\text{s}$		51		ns
Body Diode Reverse Recovery Charge	Q_{rr}	$I_F = -5\text{A}, dI_F/dt = -100\text{A}/\mu\text{s}$		130		nC

Thermal Performance

Parameter	Symbol	Typ.	Max.	Unit
Thermal Resistance, Junction-to-Ambient ($t \leq 10\text{s}$)	R_{0JA}	30	36	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient (steady state)	R_{0JA}	35	42	$^\circ\text{C/W}$

Notes:

1. Computed continuous current assumes the condition of $T_{J_{\text{Max}}}$ while the actual continuous current depends on the thermal & electro-mechanical application board design.
2. This single-pulse measurement was taken under $T_{J_{\text{Max}}} = 150^\circ\text{C}$.
3. This single-pulse measurement was taken under the following condition [$L = 300\mu\text{H}, V_{GS} = -10\text{V}, V_{DD} = -50\text{V}$] while its value is limited by $T_{J_{\text{Max}}} = 150^\circ\text{C}$.
4. The power dissipation P_D is based on $T_{J_{\text{Max}}} = 150^\circ\text{C}$.
5. This value is guaranteed by design hence it is not included in the production test.

Typical Electrical & Thermal Characteristics




Figure 1: Saturation Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs. Drain Current




Figure 4: $R_{DS(ON)}$ vs. Junction Temperature




Figure 5: $V_{GS(th)}$ vs. Junction Temperature




Figure 6: $V_{BR(DSS)}$ vs. Junction Temperature

Typical Electrical & Thermal Characteristics




Figure 7: Body-Diode Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Current De-rating




Figure 10: Power De-rating




Figure 11: Single Pulse Power Rating, Junction-to-Case




Figure 12: Maximum Safe Operating Area

Typical Electrical & Thermal Characteristics





Figure 13: Normalized Maximum Transient Thermal Impedance

SOP-8L Package Information
Package Outline


DIM	MILLIMETER		
	MIN.	NOM.	MAX.
A	1.35	1.50	1.65
A1	0.05	0.10	0.15
A2	1.35	1.40	1.50
b	0.38	--	0.50
c	0.17	--	0.25
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27(BSC)		
L	0.45	0.60	0.80
L1	1.04 REF		
L2	0.25 BSC		
h	0.30	0.40	0.50
θ	0°	--	8°
θ1	10°	12°	14°
θ2	8°	10°	12°
θ3	10°	12°	14°
θ4	8°	10°	12°

Recommended Soldering Footprint
